

:VALID *TDB-ACC-NO: NN87055275

DISCLOSURE TITLE: MOS Gate Stack Rie Process With Self-Passivating Sidewalls

PUBLICATION-DATA: IBM Technical Disclosure Bulletin, May 1987, US

VOLUME NUMBER: 29

ISSUE NUMBER: 12

PAGE NUMBER: 5275 - 5276

PUBLICATION-DATE: May 1, 1987 (19870501)

CROSS REFERENCE: 0018-8689-29-12-5275

DISCLOSURE TEXT:

- The gate stack in current MOS devices is defined by first **etching** through the stack, then overcoating with conformal Si₃N₄, and then **etching** off the Si₃N₄ (Fig. 1). This leaves Si₃N₄ covering the edges of the stack to passivate them. This publication describes a new method (Fig. 2) of forming a stack with passivated sidewalls which simplifies the process, improves process control tolerances, and reduces **etch**-induced damage. The key feature of the process is the use of a halosilicon gas in place of the more usual halocarbon gas, in combination with O₂. In a typical example, a CF₄ + O₂ process, the O₂ leads to increased F production by reacting with the carbon to form CO₂, which is pumped away. In the new process, using SiF₄ + O₂, the same increase in F is observed, but the reaction product of O₂ and Si is SiO_x which deposits on the surfaces of the wafer.

On the horizontal surfaces a competition then exists between oxide growth and ion bombardment-induced **etching**. The balance depends on the O₂ concentration and the incident RF power. On the sidewalls, however, there is little or no ionic bombardment and the oxide growth process predominates. Experiments demonstrating this effect have been performed on WSi_x/ W/WSi_x stacks. Using CF₄ + O₂, severe undercuts appear in the WSi_x layers. When SiF₄ + O₂ is used,

vertical sidewalls are produced with no undercut. Further evidence is found in the dependence of etch rate on percent O₂ in the SiF₄ feed gas. At low power levels, the addition of O₂ to the SiF₄ results in a decrease in tch rate even though the F concentration (as measured by optical emission spectroscopy) increases roughly linearly with O₂

At high power, on the other hand, the etch rate increases with O₂.

These observations indicate that at low power, oxide growth competes with the etching process, while at high power, the higher level of ion bombardment dominates over oxide growth. In addition to the process simplification resulting from this approach to gate etching, there are other potential advantages: 1) The avoidance of carbon in the etch gas is expected to result in less contamination-induced degradation of device performance. 2) Control of the process is simplified compared to the Si₃N₄ etching process because of the higher etch rate ratio and the reduced concern over undercutting in the stack etch process.

The results described above relate specifically to SiF₄, but other Si-F-Cl compounds should produce similar results, e.g., SiClF₃, SiCl₂F₂, SiCl₄, Si₂F₆, Si₂Cl₆, etc.

This broadens the choices available for optimizing a specific gate etching process, and should permit use of this type of process for metal gates for submicron CMOS devices in the future.

SECURITY: Use, copying and distribution of this data is subject to the restrictions in the Agreement For IBM TDB Database and Related Computer Databases. Unpublished - all rights reserved under the Copyright Laws of the United States. Contains confidential commercial information of IBM exempt from FOIA disclosure per 5 U.S.C. 552(b)(4) and protected under the Trade Secrets Act, 18 U.S.C. 1905.

COPYRIGHT STATEMENT: The text of this article is Copyrighted (c) IBM Corporation 1987. All rights reserved.

